← Commit history

Initial commit: component/8002a

Ray ·970d0f8ac2 ·
2 files changed +77
README.mdadded+43
@@ -0,0 +1,43 @@+# 8002A++**IDCHIP** · Audio Power OpAmps · SOP-8++8002A from IDCHIP, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | SD | input | Shutdown control input. Logic HIGH (VIH = 1.5V to VDD) disables the amplifier and puts the chip into low-power mode (~10μA typical, 16μA max); logic LOW (VIL = 0 to 1V) enables normal operation. Pin is high-impedance internally with no pull-up/pull-down - must not be left floating (tie to GND if unused). |+| 2 | BYP | passive | Bypass pin - internal VDD/2 mid-supply reference output. Connect a bypass capacitor (typ. 1μF) from this pin to GND to filter the mid-rail reference and improve PSRR and low-frequency THD+N. |+| 3 | NC | unconnected | No connection. Datasheet features list explicitly states '芯片第3脚无功能' (Pin 3 has no function). Leave unconnected on the PCB. |+| 4 | INN | input | Inverting analog audio input to the input op-amp stage. Closed-loop gain of the first stage is set by external Rf (feedback) and Ri (input) resistors; overall differential BTL gain AVD = 2*(Rf/Ri). AC-couple the source through Ci (typ. 0.39μF) which forms a high-pass filter with Ri (fC = 1/(2πRiCi)). |+| 5 | VO1 | output | Analog audio output 1 (one side of the bridge-tied-load speaker output). Biased at VDD/2 mid-rail; drives one terminal of the 4Ω or 8Ω speaker directly with no output coupling capacitor required. Signal is 180° out of phase with VO2. |+| 6 | VDD | power_in | Positive supply input. Recommended operating range 2.0V to 5.5V (absolute max 6V). Quiescent supply current IDD ≈ 15mA (no load, VDD=5V). Decouple with 10μF and 0.1μF capacitors placed close to the pin. |+| 7 | GND | power_in | Power ground / analog ground return for the amplifier. |+| 8 | VO2 | output | Analog audio output 2 (other side of the bridge-tied-load speaker output). Biased at VDD/2 mid-rail; the internal second-stage op-amp is fixed at unity inverting gain via two internal 20kΩ resistors, so VO2 is 180° out of phase with VO1. Connect the speaker directly between VO1 and VO2. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | IDCHIP |+| Package | SOP-8 |+| Category | Op-amp/Cmp |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `8002A`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOP-8 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [IDCHIP datasheet](docs/8002a-datasheet.pdf) (6 pp, sha256 `55ff9c66b091ae2e`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/8002a-datasheet.pdf)
page.jsonadded+34
@@ -0,0 +1,34 @@+{+  "slug": "8002a",+  "version": "0.1.0",+  "type": "component",+  "description": "IDCHIP Audio Power OpAmps, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "op-amp-cmp",+    "8002a"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "8002a.kicad_sym",+    "8002a.kicad_mod",+    "8002a.glb",+    "8002a.step",+    "8002a.lbr",+    "docs/hero.png",+    "docs/8002a-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file