74vhct574aft

@@ -0,0 +1,59 @@+# 74VHCT574AFT++**TOSHIBA** · Flip Flops · TSSOP-20++74VHCT574AFT from TOSHIBA, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OE | input | Active-low output enable (OE, overbar). When high, all eight Q outputs enter high-impedance (3-state); when low, the latched D data is driven to the Q outputs. TTL-compatible input (VIH = 2.0 V min, VIL = 0.8 V max) with 0-5.5 V tolerance regardless of VCC. |+| 2 | D0 | input | Data input to flip-flop bit 0. Sampled on the rising edge of CK and latched to Q0. TTL-compatible input (VIH = 2.0 V min, VIL = 0.8 V max). |+| 3 | D1 | input | Data input to flip-flop bit 1. Sampled on the rising edge of CK and latched to Q1. TTL-compatible input. |+| 4 | D2 | input | Data input to flip-flop bit 2. Sampled on the rising edge of CK and latched to Q2. TTL-compatible input. |+| 5 | D3 | input | Data input to flip-flop bit 3. Sampled on the rising edge of CK and latched to Q3. TTL-compatible input. |+| 6 | D4 | input | Data input to flip-flop bit 4. Sampled on the rising edge of CK and latched to Q4. TTL-compatible input. |+| 7 | D5 | input | Data input to flip-flop bit 5. Sampled on the rising edge of CK and latched to Q5. TTL-compatible input. |+| 8 | D6 | input | Data input to flip-flop bit 6. Sampled on the rising edge of CK and latched to Q6. TTL-compatible input. |+| 9 | D7 | input | Data input to flip-flop bit 7. Sampled on the rising edge of CK and latched to Q7. TTL-compatible input. |+| 10 | GND | power_in | Ground reference (0 V). Return for the VCC supply and reference for all logic input/output thresholds. |+| 11 | CK | input | Clock input. On the rising edge of CK, the eight D inputs (D0-D7) are latched into the internal flip-flops. Minimum pulse width tw(L)/tw(H) = 6.5 ns (typ, VCC = 5 V, 25 °C); setup/hold tS = tH = 2.5 ns (typ). TTL-compatible input. |+| 12 | Q7 | tri_state | 3-state output for flip-flop bit 7. Drives the latched D7 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 13 | Q6 | tri_state | 3-state output for flip-flop bit 6. Drives the latched D6 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 14 | Q5 | tri_state | 3-state output for flip-flop bit 5. Drives the latched D5 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 15 | Q4 | tri_state | 3-state output for flip-flop bit 4. Drives the latched D4 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 16 | Q3 | tri_state | 3-state output for flip-flop bit 3. Drives the latched D3 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 17 | Q2 | tri_state | 3-state output for flip-flop bit 2. Drives the latched D2 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 18 | Q1 | tri_state | 3-state output for flip-flop bit 1. Drives the latched D1 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 19 | Q0 | tri_state | 3-state output for flip-flop bit 0. Drives the latched D0 state when OE is low; high-impedance when OE is high. Drive: IOH = -8 mA, IOL = 8 mA at VCC = 4.5 V. |+| 20 | VCC | power_in | Positive supply voltage. Operating range 4.5 to 5.5 V; absolute max 7.0 V. Bypass with a 0.1 µF ceramic capacitor to GND close to the pin. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | TOSHIBA |+| Package | TSSOP-20 |+| Category | Logic |+| Pins | 20 |++## Ordering variants++- `74VHCT574AFT`++## CAD (KiCad official)++- Symbol: `74VHCT574AFT`+- Footprint: `Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm`+- 3D model: TSSOP-20 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [TOSHIBA datasheet](docs/74vhct574aft-datasheet.pdf) (None pp, sha256 `acc0aedc377ffce3`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/74vhct574aft-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "74vhct574aft",+  "version": "0.1.0",+  "type": "component",+  "description": "TOSHIBA Flip Flops, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "74vhct574aft"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "74vhct574aft.kicad_sym",+    "74vhct574aft.kicad_mod",+    "74vhct574aft.glb",+    "74vhct574aft.step",+    "74vhct574aft.lbr",+    "docs/hero.png",+    "docs/74vhct574aft-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file