74HC4052D

@@ -0,0 +1,58 @@+# 74HC4052D++**Nexperia** · Analog Switches, Multiplexers · SOIC-16++74HC4052D from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | 2Y0 | bidirectional | Switch 2 independent input/output channel 0. Analog/digital signal path to/from common terminal 2Z when selected (S1=L, S0=L, E=L). |+| 2 | 2Y2 | bidirectional | Switch 2 independent input/output channel 2. Analog/digital signal path to/from common terminal 2Z when selected (S1=H, S0=L, E=L). |+| 3 | 2Z | bidirectional | Switch 2 common input/output. Connects to the selected 2Y0..2Y3 channel via the analog switch (typ. 70 ohm ON-resistance at VCC-VEE = 9 V). |+| 4 | 2Y3 | bidirectional | Switch 2 independent input/output channel 3. Analog/digital signal path to/from common terminal 2Z when selected (S1=H, S0=H, E=L). |+| 5 | 2Y1 | bidirectional | Switch 2 independent input/output channel 1. Analog/digital signal path to/from common terminal 2Z when selected (S1=L, S0=H, E=L). |+| 6 | E | input | Enable input, active LOW. When E is HIGH, all switches are OFF (no channel connected). When E is LOW, S0/S1 select which nYx is connected to nZ. |+| 7 | VEE | power_in | Negative analog supply voltage. Sets the lower rail for analog signals through the switches (may be below GND to allow bipolar analog signals down to -5 V). VCC - VEE range 2.0 V to 10.0 V. |+| 8 | GND | power_in | Digital ground reference (0 V) for the logic (E, S0, S1). All voltages in the datasheet are referenced to VEE = GND. |+| 9 | S1 | input | Channel-select logic input, MSB. Together with S0 selects one of four channels (nY0..nY3) common to both switches. HC: CMOS input levels; HCT: TTL input levels. |+| 10 | S0 | input | Channel-select logic input, LSB. Together with S1 selects one of four channels (nY0..nY3) common to both switches. |+| 11 | 1Y3 | bidirectional | Switch 1 independent input/output channel 3. Analog/digital signal path to/from common terminal 1Z when selected (S1=H, S0=H, E=L). |+| 12 | 1Y0 | bidirectional | Switch 1 independent input/output channel 0. Analog/digital signal path to/from common terminal 1Z when selected (S1=L, S0=L, E=L). |+| 13 | 1Z | bidirectional | Switch 1 common input/output. Connects to the selected 1Y0..1Y3 channel via the analog switch (typ. 70 ohm ON-resistance at VCC-VEE = 9 V). |+| 14 | 1Y1 | bidirectional | Switch 1 independent input/output channel 1. Analog/digital signal path to/from common terminal 1Z when selected (S1=L, S0=H, E=L). |+| 15 | 1Y2 | bidirectional | Switch 1 independent input/output channel 2. Analog/digital signal path to/from common terminal 1Z when selected (S1=H, S0=L, E=L). |+| 16 | VCC | power_in | Positive supply voltage. 74HC4052: 2.0 V to 10.0 V; 74HCT4052: 4.5 V to 5.5 V (referenced to GND). VCC - VEE must be within 2.0 V to 10.0 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Nexperia |+| Package | SOIC-16 |+| Category | Interface |+| Pins | 16 |++## Ordering variants++- `74HC4052DD`+- `74HC4052DPW`+- `74HC4052DBQ`+- `74HC4052DBZ`++## CAD (KiCad official)++- Symbol: `74HC4052D`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Nexperia datasheet](https://assets.nexperia.com/documents/data-sheet/74HC4052D.pdf) (25 pp, sha256 `1690fa0bf0610fdc`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/74hc4052d-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "74hc4052d",+  "version": "0.1.0",+  "type": "component",+  "description": "Nexperia Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "interface",+    "74hc4052d"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "74hc4052d.kicad_sym",+    "74hc4052d.kicad_mod",+    "74hc4052d.glb",+    "74hc4052d.step",+    "74hc4052d.lbr",+    "docs/hero.png",+    "docs/74hc4052d-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file